

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▼](#)
[YaimaCampos@gmail.com](#) | [My Account](#) | [Sign out](#)

Google Scholar

memory card 16 bit or 32 bit addressing

 [Advanced Scholar Search](#)
[Scholar Preferences](#)
Scholar

Results 1 - 10 of about 86,700. (0.21 sec)

Data appraisal, evaluation and display for synchrotron radiation experiments: hardware and software

C. Boudry, R. Kempf, M. Kozlowski, S. P. ... *Nuclear Instruments and Methods* ... 1999 - Elsevier
 ... The latter cycles through 16 addresses which are sent to a PROM containing the programming ...
 The card also carries a 30 MHz quartz oscillator from which the dot and character ... The character
 clock triggers the memory read operations for the screen refresh and the memory ...
[Cited by 216](#) - [Related articles](#) - [All 2 versions](#)

Comparing elliptic curve cryptography and RSA on 8-bit CPUs[pku.edu.cn](#) [PDF]

N. Gura, A. Paila, L. Waser, H. Eberle, S. C. ... *Hardware and Embedded* ... 2004 - Springer
 ... Pietiläinen evaluated the relative performance of RSA and ECC on smart cards [16]. ... Unlike the
 CC1010, the ATmega128 implements a homogeneous data memory that can be addressed by
 three 16-bit pointer registers with pre-decrement and post-increment functionality. ...
[Cited by 232](#) - [Related articles](#) - [All 2 versions](#)

The MIPS R10000 superscalar microprocessor[toronto.edu](#) [PDF]

K. C. Yeager, ... *IEEE Micro*, 1998 - [IEEE Computer Society](#)
 ... mines memory address dependencies in the address queue. ... for the Hi and Lo registers, the imple-
 mentations of integer multiply and divide instructions.) These map tables have 16 read ports ...
 Each instruction is identified by 5-bit tag, which equals an address in the active list ...
[Cited by 781](#) - [Related articles](#) - [All 2 versions](#)

Pilchard—A reconfigurable computing platform with memory slot interface[pku.edu.cn](#) [PDF]

P. H. Leong, M. P. Leong, Y. H. Cheung, T. Tung, G. M. ... *Computer* ... 2001 - [Computer.org](#)
 ... The write benchmark was conducted by performing 220 = 1048576 32-bit writes to blocks of
 consecutive memory locations on the respective cards. ... In this particular example, it can be seen
 that 16 64-bit writes are performed in approximately 300 ns which equates to 426 ...
[Cited by 12](#) - [Related articles](#) - [All 2 versions](#)

Electronic camera with memory card interface to a computer

K. Parulski, R. J. Bouvy, T. J. Irwin, G. A. Smith, ... *US Patent* 5,475,441, 1995 - Google Patents
 62 SPKR 0 Audio Digital 0 Card Statuses Changed 64 D8 IO Data bit
 6 65 D8 IO Data bit 9 66 D10 IO Data bit 10 67 CD 0 Card detect 68 GND Ground The camera
 20 is thus connected into the 66 pin PCMCIA memory card slot 16 of the ...
[Cited by 47](#) - [Related articles](#) - [All 2 versions](#)

[PDF] AMBA: enabling reusable on-chip designs[ntnu.edu.tw](#) [PDF]

D. Flynn, ... *IEEE Micro*, 1997 - [IEEE Computer Society](#)
 ... The bank is 512 Kbytes, user-programmable, and split into two banks of emulated SRAM or ROM.
 each with DIP switch configuration of 32-, 16-, and 8-bit-wide memory with one to ... These support
 16 or 32 Mbytes of bulk DRAM for large program development ... CPU daughter card. ...
[Cited by 126](#) - [Related articles](#) - [All 2 versions](#)

The Quadrics network: High-performance clustering technology[pku.edu.cn](#) [PDF]

F. Polack, W. Peng, A. H. Lee, S. C. ... *IEEE Micro*, 2002 - [IEEE Computer Society](#)
 ... and performance by adding communication processors on the network interface cards and
 implementing ... The memory management unit (MMU) translates 32-bit virtual addresses into either
 28-bit ... To translate these addresses, the MMU contains a 16-entry, fully associative ...
[Cited by 114](#) - [Related articles](#) - [All 2 versions](#)

Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus

N. Amin, P. M. Bland, B. F. Brady, R. T. Jackson, ... *US Patent* 5,499,348, 1996 - Google Patents
 ... CONTROLLER CARD SLOTS PARALLEL TIME-OF-DAY CLOCK KEYBOARD PORT
 PERIPHERAL I/O ... 12, 1996 Sheri 4 of 7 5,499,348 31 16 15 A00P1 > REGISTER WRITE ... No.
 08086,477 Filed May 26, 1993 Entitled "SYSTEM DIRECT MEMORY ACCESS (DMA) SUPPORT" ...
[Cited by 12](#) - [Related articles](#) - [All 2 versions](#)

Eight bit standard connector bus for sixteen bit microcomputer using mirrored memory boards

R. W. Schmitt, ... *US Patent* 4,375,655, 1983 - Google Patents
 ... a more practical product would have both standard and mirrored buffers on the mirrored memory
 card 13, at ... unidirectional buffers 45 transpose the output 35 to the pins going to the lines 16, and
 eight ... from the pins connected to the bus 15 to the input 31 to the memory array 32. ...
[Cited by 30](#) - [Related articles](#) - [All 2 versions](#)

Trends in embedded-microprocessor design[pku.edu.cn](#) [PDF]

M. Schmitt, ... *Computer*, 1999 - [IEEE Computer Society](#)
 ... 4 Another example is the MIPS 16 processor. A different approach is to use a variable instruc-
 tion length of, say, 16, 32, and 48 bits. RAM ROM Display Touchscreen (various sizes supported)
 PC card slots (for example, ATA flash memory cards) Page 5. 48 Computer ...
[Cited by 111](#) - [Related articles](#) - [All 2 versions](#)

Google

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

memory card 16 bit or 32 bit address

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google